




LPR2400ER

- **2.4 GHz Spread Spectrum Transceiver Module**
- **Supports Multiple Network Topologies**
- **Small Size, Light Weight, +18 dBm Transmitter Power**
- **FCC and ETSI Certified for Unlicensed Operation**

High Power 802.15.4 Module

The LPR2400ER 2.4 GHz transceiver module is a low cost, high-power solution for peer-to-peer, point-to-point and point-to-multipoint wireless designs. LPR2400ER modules are designed for serial data communications. Based on the IEEE 802.15.4 wireless standard, LPR2400ER modules are easy to integrate and provide robust wireless communications in applications where full MESH network operation is not required. LPR2400ER modules include CNL V1.6 Network Layer firmware which features remote relay forwarding and a flexible, simple-to-use Application Programming Interface.



Shown with Shield Removed

LPR2400ER Absolute Maximum Ratings

Rating	Value	Units
All Input/Output Pins	-0.3 to +6.0	V
Non-Operating Ambient Temperature Range	-40 to +85	°C

LPR2400ER Electrical Characteristics

Characteristic	Sym	Notes	Minimum	Typical	Maximum	Units
Operating Frequency Range			2405		2475	MHz
Operating Frequency Tolerance			-300		300	kHz
Spread Spectrum Method			Direct Sequence			
Modulation Type			O-QPSK			
Number of RF Channels				15		
RF Data Transmission Rate				250		kb/s
Symbol Rate Tolerance					120	ppm
RF Channel Spacing				5		MHz
Receiver Sensitivity, 10 ⁻⁵ BER				-95		dBm
Upper Adjacent Channel Rejection, +5 MHz				46		dB
Lower Adjacent Channel Rejection, -5 MHz				39		dB
Upper Alternate Channel Rejection, +10 MHz				58		dB
Lower Alternate Channel Rejection, -10 MHz				55		dB
Maximum RF Transmit Power			16	17	18	dBm
Transmit Power Adjustment					-25	dB
Optimum Antenna Impedance				50		Ω

LPR2400ER Electrical Characteristics

Characteristic	Sym	Notes	Minimum	Typical	Maximum	Units
ADC Input Range			0		2.5	V
ADC Input Resolution					10	bits
ADC Input Impedance			55			MΩ
PWM Output Resolution					12	bits
UART Baud Rate		1	1.2		57.6	kb/s
Digital I/O:						
Logic Low Input Level			-0.5		0.64	V
Logic High Input Level			1.98		3.7	V
Logic Input Internal Pull-up Resistor			20			KΩ
Logic Low Output Level, I _{SINK} = 10 mA					0.5	V
Logic High Output Level			2.4			V
Logic Low Output Sink Current	I _{SINK}				20	mA
Logic High Output Source Current	I _{SOURCE}				5	mA
Power Supply Voltage Range	V _{CC}		+3.3		+5.5	Vdc
Power Supply Voltage Ripple					10	mV _{P-P}
Receive Mode Current				50		mA
Transmit Mode Current				150		mA
Sleep Mode Current				25		μA
Operating Temperature Range			-40		85	°C

Notes:

1. Configure for 2 stop bits above 38.4 kb/s.



CAUTION: Electrostatic Sensitive Device. Observe precautions when handling.




Figure 1

LPR2400ER Hardware

The major hardware components of the LPR2400ER include a CC2420 IEEE 802.15.4 compatible transceiver and an ATmega128 microcontroller. The LPR2400ER operates in the frequency band of 2405 to 2475 MHz at a nominal output power of 63 mW.

The CC2420 transceiver receives a 16 MHz reference clock through an IC switch controlled by the ATmega microcontroller, which allows the transceiver to be idled during sleep periods. SPI signals provide the main interface between the transceiver and microcontroller. The SPI signals are supplemented by *FIFO* and *FIFOP* transceiver buffer status signals, the *CCA* clear channel assessment signal, and the *SFD* start of frame delimiter signal. In addition to controlling the CC2420 transceiver, the ATmega microcontroller provides the UART interface for serial data communication.

LPR2400ER Firmware

The main firmware components in the LPR2400ER include the 802.15.4 Media Access Control (MAC) layer and the CNL V1.6 Networking Layer. CNL supports peer-to-peer, point-to-point, and point-to-multipoint communications. CNL networks can deploy a base station and up to 60 remote units. Optional remote relay forwarding is included in CNL V1.6 to improve communication robustness. The CNL Application Programming Interface (API) provides an easy-to-use, flexible set of application commands and functions. The API includes support for Send/Receive Serial Data and Module Configuration services. See the *LPR2400/LPR2400ER Integration Guide* for complete details of the CNL API.

LPR2400ER I/O Pads

Pad	Name	Description
1	VCC	Power supply input, +3.3 to +5.5 Vdc.
2	GND	Power supply and signal ground. Connect to the host circuit board ground.
3	PWMA	Pulse-width modulated output A (not supported by CNL V1.6 firmware).
4	PWMB	Pulse-width modulated output B (not supported by CNL V1.6 firmware).
5	GPIO0	Configurable digital I/O port 0 (not supported by CNL V1.6 firmware).
6	GPIO1	Configurable digital I/O port 1 (not supported by CNL V1.6 firmware).
7	GPIO2	Configurable digital I/O port 2 (not supported by CNL V1.6 firmware).
8	GPIO3	Configurable digital I/O port 3 (not supported by CNL V1.6 firmware).
9	GPIO4	Configurable digital I/O port 4 (not supported by CNL V1.6 firmware).
10	GPIO5	Configurable digital I/O port 5 (not supported by CNL V1.6 firmware).
11	GND	Power supply and signal ground. Connect to the host circuit board ground.
12	LINK/TDO	Output signal indicating module's link status in default mode. Also used by factory as JTAG Test Data Output.
13	/TRST	Used by factory as JTAG active low reset input. Leave disconnected if JTAG interface not being used.
14	ACT/TCK	Output signal indicating RF data activity. Also used by factory as JTAG Data Clock Input.
15	STAT1/TMS	Used by factory to select JTAG mode.
16	STAT0/TDI	Used by factory as JTAG Test Data Input.
17 - 20	GND	Power supply and signal grounds. Connect to the host circuit board ground.
21	UART_RX	Serial data input to UART.
22	UART_TX	Serial data output from UART.
23	NC	No connection.
24	/RESET	Active low module hardware reset input. This input must be held low when the power supply input is in the range of +1.5 to +2.7 Vdc.
25	ADCX	10-bit ADC input X (not supported by CNL V1.6 firmware).
26	ADCY	10-bit ADC input Y (not supported by CNL V1.6 firmware).
27	ADCZ	10-bit ADC input Z (not supported by CNL V1.6 firmware).
28	GND	Power supply and signal ground. Connect to the host circuit board ground.
29	SPI_EN	Active-low enable output for SPI bus devices (not supported by CNL V1.6 firmware).
30	SPI_SCLK	SPI port clock signal (not supported by CNL V1.6 firmware).
31	SPI_MOSI	SPI port data output (not supported by CNL V1.6 firmware).
32	SPI_MISO	SPI port data input (not supported by CNL V1.6 firmware).
33	GND	Power supply and signal ground. Connect to the host circuit board ground.
34	GND	Power supply and signal ground. Connect to the host circuit board ground.
35	NC	No connection.
36	GND	Power supply and signal ground. Connect to the host circuit board ground.
37	GND	RF ground. Connect to the host circuit board ground plane, and to shield when using coaxial cable.
38	RFIO	RF port. Connect the antenna to this port with a 50 Ω stripline or semi-rigid coaxial cable.

Pad	Name	Description
39	GND	RF ground. Connect to the host circuit board ground plane, and to shield when using coaxial cable.




Figure 2

RFIO Stripline

The RFIO pad on the radio module is connected directly to an antenna on the host circuit board, or to an MMCX or similar RF connector. It is important that this connection be implemented as a 50 ohm stripline. Referring to Figure 3, the width of this stripline depends on the thickness of the circuit board between the stripline and the




Figure 3

Trace Separation from 50 Ohm Microstrip	Length of Trace Run Parallel to Microstrip
100 mil	125 mil
150 mil	200 mil
200 mil	290 mil
250 mil	450 mil
300 mil	650 mil

Figure 4

groundplane. For FR-4 type circuit board materials (dielectric constant of 4.7), the width of the stripline is equal to 1.75 times the thickness of the circuit board. Note that other circuit board traces should be spaced away from the stripline to prevent signal coupling, as shown in Figure 4. The stripline trace should be kept short to minimize its insertion loss.




Figure 5

Reflow Profile

An example solder reflow profile for mounting the radio module on its host circuit board is shown in Figure 5.

Note: Specifications subject to change without notice.